Abstract-Conventional bulk CMOS, which is arguably most vulnerable to statistical variability (SV), is the workhorse of the electronic industry for more than three decades. In this paper, the dependence of the SV of key figures of merit on gate geometry, temperature, and body bias in 25 
I. INTRODUCTION

C
ONVENTIONAL bulk complementary metal oxide semiconductor (CMOS) field-effect transistors (MOSFETs) have undergone a relentless downscaling, driven by the demand for ever increasing functionality of the corresponding circuits and systems, and the constant pressure for reducing the cost per function. Controlling the short-channel effect, increasing the performance, and reducing the power dissipation have become key challenges on the trajectory of scaling bulk transistors to nanoscale regime. Breakthrough innovations including the introduction of strain Manuscript received December 11, 2012 ; revised February 19, 2013 ; accepted March 15, 2013 . Date of current version April 18, 2013 . This work was supported in part by the EU ENIAC joint undertaking project MOdeling and DEsign of Reliable, process variation-aware Nanoelectronic devices, circuits and systems (MODERN) under Grant ENIAC-12003 and U.K. EPSRC Platform Grant Atomic Scale Simulation of Nanoelectronic Devices under Grant EP/E038344/1. The review of this paper was arranged by Editor Y. Momiyama.
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Digital Object Identifier 10.1109/TED. 2013.2254490 at 90 nm [1] and the integration of high-κ/metal gate to 45 nm [2] have kept the bulk MOSFET scaling on track but at increasing technology development cost. However, statistical parameter variations are becoming insurmountable challenge of the bulk CMOS technology [3] , [4] , adversely affecting device integration and SRAM yield [5] , and causing excess leakage and timing margin loss [5] - [10] . The main statistical variability (SV) sources, including random discrete dopants (RDD) [11] , line edge roughness (LER) [12] , polysilicon (PSG) [13] , and metal gate granularity (MGG) [4] , are well identified and investigated by means of 3-D device simulations and experimental data analysis. The ever increasing doping, deployed to combat short channel effects, dominates the SV in bulk MOSFETs, which is reaching already critical levels at 28-nm CMOS technology [14] . As a result in its 22-nm technology generation, Intel introduced the novel "tri-gate" FinFET architecture [15] that has superior electrostatic integrity, tolerates low channel doping, and has the potential to reduce significantly the SV [16] . Fully depleted (FD) planar SOI transistors are also introduced by ST at 28 nm CMOS [17] to reduce the SV. Many technology providers, however, continue to rely on conventional bulk transistors at the 20-nm CMOS technology generation planed for early introduction in 2013 [18] .
Bearing in mind that the SV can be reliably measured only in mature technologies, in this paper, we deploy comprehensive 3-D device simulations in order to provide early but accurate information for the level of SV in the forthcoming bulk 20-nm CMOS technology. This is based on meticulous validation of our simulation technology in respect of 45/40 nm [19] and 32/28 nm technology [14] . This paper also goes beyond most of the previously published simulation and measurement results, reporting a systematic study on the impact of geometry, substrate bias, and temperature on the SV of carefully designed template 25-nm gate-length MOSFETs meeting the specifications of 20-nm CMOS.
Section II of the paper describes the design of the 25-nm gate-length template transistor. The simulation methodology is outlined in Section III. The generic variability results highlighting the relative importance of the different variability sources are presented in Section IV. The geometry, temperature, and back bias dependence of the SV are reported in Sections V, VI, and VII, respectively, before drawing the conclusions in Section VIII.
0018-9383/$31.00 © 2013 IEEE In the past, the performance and leakage requirements and the related control of short-channel effects are the premier targets when moving to a new CMOS technology generation. However, managing the device variability becomes a critical issue in sub-65-nm technology generations [20] . SV, introduced by the discreteness of charge and granularity of matter, has become a major concern. This has focused the attention on managing (and perhaps reducing) to certain degree the bulk MOSFET SV through variability-aware device design. The template transistor, which is used for this investigation, is designed to meet the performance and leakage prescriptions for the 20-nm CMOS technology generation [21] , keeping simultaneously the SV low. Relatively simple but efficient process simulation engine [22] embedded in the GSS 3-D "atomistic" simulator GARAND [23] is used in the device design. Selected electrical characteristics and device parameters are given in Table I .
The variability-aware design reflects two major considerations. 1) For bulk MOSFETs, there is a strong correlation between the doping concentration close to the interface and the RDD-induced SV. Implementing retrograde vertical doping profile reduces the impact of random dopant. Careful design of the halo (pocket) doping profile can enable more aggressive retrograde doping profile without significantly compromising the RDD variability. However, with the reduction of the channel length, the overlapping halo region can dramatically increase channel doping and the corresponding SV. This is shown in Fig. 1 , with channel doping profiles for different gate lengths. 2) Achieving a gradual threshold-voltage roll-off around the nominal channel length of 25 nm mitigates the LER-induced SV [14] . The thresholdvoltage roll-off achieved in the template transistor is reported in Fig. 2 .
High-κ/TiN is adopted for gate-stack. Although TiN is a midbandgap metal, appropriate work functions (WFs) are assumed when adjusting the threshold voltage and the corresponding leakage [24] . The tensile or compressive engineering is assumed for the n-and p-channel MOSFETs to achieve the desirable performance. At leakage current of I OFF ∼100 nA/μm, the corresponding saturation current is I DSAT ∼1.35 mA/μm for n-channel and I DSAT ∼0.99 mA/μm for the p-channel transistors. The effective drive currents (I EFF ) [25] are 0.765 and 0.543 mA/μm, respectively. 
III. SIMULATION METHODOLOGY
GARAND is also used in this paper for the simulation of the SV associated with the individual and combined variability sources. The simulator is meticulously calibrated and validated in respect of SV simulations and measurements at 45/40 nm [19] and at 32/28 nm technology generations [14] . It is demonstrated that RDD, LER, and MGG are major SV sources in 32/28 nm high-κ/metal gate bulk CMOS technology. The resolution of the individual discrete dopants in the RDF simulations employs fine meshing in conjunction with density-gradient quantum corrections in resolving accurately the impact of each individual dopant. This prevents artificial charge trapping in the sharply resolved Coulomb wells of the ionised dopants and avoids acute mesh-spacing sensitivity [26] . Gate LER is introduced statistically using the power spectrum of a Gaussian autocorrelation function [12] and is parameterized by its correlation length of 30 nm and RMS of 1.33 nm. The MGG has become important source of SV. High-temperature annealing and dopant activation in metal gate first technology result in polycrystallization of the metal gate. Metal grains with different crystallographic orientations have different atomic densities at the interface with the gate oxide and therefore different WFs. The MGG-induced WF variation is introduced realistically using the simulation technology described in detail in [4] . In this paper, TiN is used as metal gate material with two dominant random grain orientations occurring with a probability of 40% and 60% and with a WF difference of 0.2 V. The adopted average grain diameter is 6 nm according to [14] . Statistical 3-D simulations are carried out using individual and combined variability sources at different geometries, temperature, and substrate bias conditions. Ensembles of 1000 microscopically different transistors are simulated to allow accurate evaluation of the corresponding statistical distributions. Fig. 3 shows an example of a 3-D simulation domain, showing the combined effects of RDD, LER, and MGG on the potential and carrier concentration distributions in one "random" transistor. Fig. 4 shows the impact of the individual and combined sources of SV on the threshold-voltage standard deviation σ V T of the simulated template transistors. It is clear that RDD remains the dominant SV source in 20-nm CMOS technology. The corresponding σ V T of the n-channel and p-channel MOSFETs are very similar, close to 60 and 54 mV at high and low drain biases, respectively. The gate LERinduced σ V T is 23 mV for nMOSFET and 27 mV for pMOS-FET at high drain bias. The larger LER-induced variability in the pMOSFET is related to the steeper V T roll-off shown in Fig. 2 due to the deeper p-n junctions associated with faster boron diffusion [27] . Both LER and RDD show drainbias dependence of σ V T . The MGG, which is expected to be present in metal gate first technology, in general, has stronger
IV. STATISTICAL VARIABILITY
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Vd -50mV Vd -1V pMOS nMOS impact on σ V T compared with LER. The corresponding combined SV in the pMOSFET is larger than in nMOSFET due to slightly increased doping and worsened short-channel effects. It might be possible to achieve amorphous metal gate by limiting or avoiding all together the high-temperature thermal processing that results in metal polycrystallization and therefore to eliminate the MGG as a source of SV. This will result in overall reduction of the total variability in both the nMOSFET and the pMOSFET by approximately 7-8 mV. In contrast, FinFETs and FD SOI transistors tolerate low channel doping, practically eliminating the RDD effects and dramatically reducing the SV [16] , [17] .
The correlations between the key transistor figures of merit are shown in Fig. 5 . V T , I OFF (in logarithm scale), and I ON are closely correlated. The correlation coefficient between V T and Log (I OFF ) is approximately 0.99, and the coefficient between V T and I ON is approximately 0.92. Despite the fact that the drift-diffusion simulation does not include ionized impurity scattering variations and underestimate I ON variations [28] , the σ V T scattering cannot completely describe the I ON variation behavior. This is mainly because of transport variation due to dopant-induced current percolation paths [29] and source or drain resistance variation due to the dopant number variation in the extensions [30] , [31] . The threshold-voltage fluctuation also cannot fully represent the subthreshold variation, as shown in Fig. 5 . The correlation coefficient between draininduced barrier lowering (DIBL) and threshold voltage is less than 0.5.
An insight in the DIBL variability and its decorrelation with the threshold voltage is provided in Fig. 6(a) by selecting as an example the "atomistic" transistor with the largest DIBL illustrated. In this device, the drain side of the channel has larger amount of acceptors and is under a metal grain with high WF. At high drain bias, the channel potential near the drain is lowered by the drain potential, removing the influence of dopants and the grain close to the drain as shown in Fig. 6 (b) and resulting in low threshold voltage controlled by the dopants and the grains near the source end of the channel. At low drain bias, however, the device has large threshold voltage determined by the dopants crowding and the unfavorable WF near the drain. On the contrary, in the small DIBL cases, the dopants crowding and/or the grains with unfavorable WF are at the source side.
V. GEOMETRY DEPENDENCE
A. Gate Length
The threshold-voltage fluctuations at high and low drain bias substantially increase with the reduction of the gate length, as shown in Fig. 7 . However, this dependence does not follow the Pelgrom's law [32] according to which σ V T at identical channel width should be inversely proportional to square root of channel length. Indeed, the inset of Fig. 7 shows a marked increase in the mismatch coefficient (A VT ) with the reduction of the channel length. Here we use the following definition of A VT : σ V T = A VT / √ LW . This behavior is consistent with previous measurements and characterization [33] - [36] and is related to the presence of halo implants. The tilted halo implantations from source and drain sides overlap in the channel below the gate with the reduction of the gate length beyond 50 nm, which leads to increase in channel doping and A VT . For example, at high drain bias A VT is 1.80 for nMOS and 1.87 mV·μm for pMOS at L G = 25 nm instead of the 1.5 mV·μm flat value at L G > 50 nm. Fig. 8 shows the DIBL distribution in the nMOSFET on a logarithmic scale indicating close to log-normal distribution, which is consistent with the observation in the experimental measurement [37] . The average values of the distributions and the spread are reduced with the increase in the gate length. As discussed in Section IV, the variation in the V T difference at high and low drain bias is associated with the asymmetry of the random dopant distribution and the metal grain WF distribution along the channel.
B. Channel Width
The channel width dependence of σ V T for transistors with 25-nm gate length is shown in Fig. 9 . Again the width dependence shows a marked departure from the Pelgrom's law. At a constant channel length, the mismatch coefficient A VT gradually increases with the increase of the channel width. The increase in A VT is stronger pronounced at high drain voltage.
To understand the reasons for the departure from the Pelgrom's law, when considering the width dependence of σ V T , we have studied the contributions of the individual SV sources, RDD, LER, and MGG to the channel width dependence. Fig. 10 shows the width dependence of σ V T for each of the above SV sources. The expected from the Pelgrom's law A VT / √ W dependence is fitted to the corresponding 25 nm σ V T and also plotted in the same figure. For both RDD and MGG, the width dependence accurately follows the Pelgrom's law. However, in the case of LER, σ V T decreases slower than expected [38] , and at large channel width starts to overtake MGG-induced σ V T . Therefore, the LER width dependence is responsible for the observed in Fig. 9 upward trend of A VT with the increasing channel width. The width dependence of LER-induced σ V T is virtually independent on LER rms but depends on the LER correlation length. Moreover, fringing effects from shallow trench isolation at width ends will additionally modify the width dependence [39] .
It is important to note that in extremely scaled bulk MOSFETs, both the channel length and the channel width dependences of σ V T strongly deviate from the Pelgrom's law. The implications are twofold. First, special attention is needed in order to properly capture the channel length and width dependences when measuring and characterizing the mismatch in the corresponding technology generations. Second, more sophisticated statistical compact model extraction and generation techniques are needed in order to accurately capture the geometry dependence of the SV in compact models and the corresponding process design kits (PDKs).
VI. TEMPERATURE DEPENDENCE
The lattice temperature dependence of the SV is investigated in this section. Environmental temperature and self-heating related to operation conditions can lead to global or local changes in the silicon lattice temperature. SV simulations for the template transistors are carried out for lattice temperatures of 219, 246, 273, 300, and 327 K. Fig. 11(a) shows the simulated statistical I D -V G characteristics at two different temperatures. As expected, for each atomistic device, the I D -V G characteristics for the two different temperatures crossover at certain gate voltage above the threshold voltage; however, the crossover point is different for each individual atomistic device. The increase in the temperature degrades the device performance reducing simultaneously V T and I ON and increasing I OFF . The scatter plots of I ON and I OFF in Fig. 11(b) show the impact of the temperature on the statistical performance of the simulated ensemble nMOSFETs. The dependence of the averages and the standard deviations of key transistor figures of merit are plotted in Fig. 12(a) and (b) as a function of the temperature. The average thresholdvoltage < V T > linearly decreases with the temperature as expected [40] , [41] , with slopes 0.55/0.72 mV/K at high drain bias and 0.50/0.58 mV/K at low drain bias for nMOS/pMOS, respectively. The average subthreshold slope ( <SS>) almost linearly increases with temperature. The < I OFF > increases due to decrease in <V T > and increase in <SS>. However, σ V T remains nearly constant with temperature. Simultaneously, σ SS increases with the increase in temperature, and bothσ I OFF and σ I ON decrease with the increase of the temperature.
The device as well. The scatter plot for crossover gate voltages and the corresponding threshold voltage at high or low drain biases are shown in Fig. 13 . There is a strong correlation between the two with the correlation coefficient as high as 0.97.
VII. BODY BIAS DEPENDENCE
Applying body bias (V BB ) is a common practice in circuits for a performance boost or for leakage control. In this section, the interplay between body bias effect and SV is investigated. Reverse body bias can increase threshold voltage simultaneously reducing leakage and drive current, while forward bias reduces the threshold voltage simultaneously increasing leakage and drive current. This is shown in Fig. 14(a) for the statistical ensemble of nMOSFETs. The V T at different body biases shows strong correlation with zero body bias V T but with different slopes as shown in scatter plots on Fig. 14(b) .
The threshold-voltage average values and standard deviations in the nMOSFET are monotonically reduced when sweeping the body bias from negative to positive values as shown in Fig. 15 . From the inset of Fig. 15(b) , it is clear that the forward bias reduces the depletion width in the channel region, leading to early inversion and reduced threshold voltage, while the reverse body bias increases the gate depletion width and the threshold voltage.
The physical cause for larger threshold-voltage fluctuation at reverse bias compared with forward bias conditions is probably mainly due to the enhanced RDD impact from the increased bulk depletion region. Moreover, with the reverse body bias, the increase of the source or drain junction depletion width reduces the effective channel length and weakens the gate control over the channel as shown in Fig. 16(a) . LER variability is also increased with the application of negative body bias due to increased channel length sensitivity of the threshold voltage as shown in Fig. 16(b) . 
VIII. CONCLUSION
This paper presented the most comprehensive simulation study of SV and its dependence on geometry, temperature, and body bias in 20-nm bulk planar CMOS technology. Reduction of the SV was achieved through variability-aware device design. The geometrical dependence of the SV deviated from traditional Pelgrom's rule due to complex doping profiles and due to different properties of SV sources. The DIBL followed log-normal distribution and was physically analyzed. The temperature showed strong impact on the transistor figures of merit and their variability. Depending on its polarity, the body bias can greatly affect performance and SV. All of the revealed dependences have to be carefully considered when characterizing the SV and when incorporating SV in compact models and corresponding PDKs.
